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ABSTRACT
Coupling coefficients calculation is known to be a cri-
tical issue in embedded Non-Volatile Memory (eNVM)
compact modeling [1]. In this paper we have imple-
mented the charge balance method within the Brew’s
Charge Sheet Model equation, determining the floating
gate potential of the cell and deriving the NVM cou-
pling coefficients. The results have been compared with
TCAD simulations and demonstrate that short chan-
nel effects, overlap capacitances and velocity saturation
dominate over the intrinsic behavior of the cell in scaled
devices. We have studied the transient behavior of the
eNVM, reproducing the VTH shift due to charge injec-
tion and demonstrating the capability of our model to
simulate the full electrical behavior of the device. More-
over we have included the charge balance equation in the
VerilogA implementation of PSP MOSFET model and
proved with SPICE simulations the suitability of our ap-
proach to compact modeling.
Keywords: embedded non–volatile memory, surface
potential compact model, short channel effects, satura-
tion velocity, overlap capacitance
1 INTRODUCTION
Embedded non–volatile memory (eNVM) compact mo-
dels present in literature are generally well suitable for
reproducing the behavior of a single flash cell in read
conditions, but often they don’t consider all the physical
effects that can influence the performance of the device
at the sub–micron scale. In order to enable IP designers
implementing support circuits and analyzing the perfor-
mance of the device (Program/Erase speed, endurance,
data retention, reliability, etc), a more physical model
of the cell is required. Among the eNVM compact mo-
dels, both the capacitive network model (CNM) [1] and
the charge balance model (CBM) [2] rely on the floating
gate (FG) potential VF calculation.
In CNM, the FG potential VF is calculated from ca-
pacitive coupling coefficients between FG and the other
terminals of the device, defined as αI =
∂VF
∂VI
(with I in-
dicating each terminal of the device). This approach is
often used in industry for its simplicity and computa-
tional efficiency. However, the experimental estimation
of these coefficients is difficult and inaccurate, since it is
usually performed from indirect DC measurements [3].
Compact models based on CNM suffer from the absence
of a bias-dependent model for αI, whose values strongly
depend on the stored charge and on the applied biases,
as demonstrated in [4] and in this work. For these rea-
sons, the accurate modeling of aggressively scaled cells,
such as embedded NVM, is compromised.
More recently, CBMmodels have been proposed, where
VF is found solving the charge balance equation at the FG
node using an iterative bisectional algorithm [2]. This
compact derivation of CBM that relies on BSIMv3 as
core MOSFET model has been used by to study the
bias and geometry dependence of αI [4]. However, some
problems can be identified in this approach: the BSIMv3
model generates unphysical discontinuities in the bias–
dependency behavior of αI, the complexity of the drain
/ source - gate overlap region is not taken into account
and the impact of short channel effects (SCE) on charges
and capacitances is not accurately reproduced.
In this paper we studied the behavior of the coupling
coefficients with TCAD simulations. We implemented
CBM in a semi–analytical charge sheet model (CSM)
based on Brew’s equation. Our model is accounting for
SCE, overlap capacitances and saturation velocity effects
on currents but also on charges [5]. In Section II, we
present the flash structure studied by means of TCAD
simulations. The semi–analytical NVM–CSM model is
described and validated in Section III. Finally, in Sec-
tion IV, a compact implementation of NVM–CSM based
on PSP is shown.
2 TCAD SIMULATIONS
The structure studied in this paper is a single Flash
cell with terminals D (drain), S (source), B (bulk), C
(control gate) and F (floating gate) (Figure 1). The de-
vice can be modeled in two independent parts: a stacked
oxide/nitride/oxide (ONO) capacitor CCF, placed be-
tween the terminals C and F, and an equivalent MOS
transistor. For every cell length, we extracted the value
Figure 1: TCAD geometry of the flash cell and equivalent
circuit for semi-analytical model.
of CCF from TCAD simulations and considered it con-
stant with respect to the applied biases (e.g. CCF=83.1 aF
for L=0.14 µm). This assumption is justified by the ne-
gligible impact of polydepletion effects on CCF, for high
values of FG and CG doping.
We performed 2D TCAD simulations with a commer-
cial simulation package [6]. TCAD process calibration
has been done on the 65 nm node manufacturing pro-
cess flow based on measurements (not shown here) for
various gate lengths, using the most advanced dopant /
defect pair diffusion models [7]. We performed a series
of TCAD simulations varying the length of the device
in Figure 1 from 0.14µm to 1µm to analyze the impact
of SCE and overlap capacitances. In this way, we could
easily discriminate between the intrinsic behavior of the
device, prominent for long cells, and the extrinsic effects
dominating at sub–micron scale.
We used these simulations both to validate our NVM–
CSM model and to demonstrate the extrinsic effects on
the capacitive coupling coefficients αI. The coupling co-
efficients can be calculated by deriving the FG potential
with respect to the applied biases. We determined the
evolution of αI with respect to VD and VC biases, varying
from 0 to 9 V. We maintained VB and VS grounded, but
the same analysis can be performed for the extraction
of αS and αB, respectively varying the biases VS and VB
(not shown). Figure 2 shows the bias dependence of αC
and αD coefficients. Significant difference are observed
between the long and the short device. In the former,
αC reaches a maximum value near the intrinsic thresh-
old voltage of the MOS and then abruptly decreases. In
the latter, the variation of αC is smoother, the relative
amplitude is reduced and the coefficient exhibits a mono-
tonous decrease vs. VC. The behavior of αD is similar to
the one of αC, when passing from subthreshold to over-
threshold, but the magnitude of the variation is lower.
3 NVM CHARGE BALANCE MODEL
Using the charge balance approach, we implemented
an iterative method to determine VF. The charge balance
Figure 2: 2D TCAD simulations showing large differ-
ences in gate coupling coefficient αC and drain coupling
coefficient αD, vs. VC and VD (VS = VB = 0), in (a) long
and (b) short cells.
equation is expressed as:
QG(VF , VS , VD, VB)+CCF (VF −VC) = Q0 = const. (1)
where QG indicates the charge on the MOS gate, and
Q0 the total charge stored in FG, constant in DC condi-
tions and only depending on the state of the cell. An
iterative bisectional approach is required to solve the
non–linear equation: at each iteration, the MOSFET
charge QG is determined using a Matlab implementa-
tion of Charge Sheet Model (namely CSM [8]) based on
Brews equation [9].
For our NVM–CSM simulations, we used an uniform
doping profile with constant value NCh = 10
18cm−3 to-
gether with an oxide thickness of 9.6 nm. We included
an advanced 3-terminals-overlap model that takes into
account the doping profile in the overlap region and thus
is able to reproduce the dependency of the overlap ca-
pacitances with respect to the surface potential in the
channel [10]. The fringing capacitances’ contributions
are calculated using an electric-field-lines approach [11].
SCE and reverse SCE have been modeled considering the
reduction of bulk charge due to the sharing between the
source and drain terminals [12]. We will clearly present
that for submicron devices all these physical effects must
be accurately accounted for.
In Figure 3 the predictions of our model have been
compared with TCAD simulations for 3 different device
lengths (0.14µm, 0.37µm and 1µm) and excellent agree-
ment has been found. Such an agreement would be diffi-
cult to obtain without the advanced SCE model and the
overlap model used in the calculation. Indeed, the SCE
model used in NVM–CSM [12], based on Wu’s charge
sharing model [13], not only accurately reproduces the
VTH roll–off, but has also a strong impact on the charges
in short devices. Similarly, overlap charges also signifi-
cantly impact the total amount of charges in the shortest
device and thus must be accounted for in the calcula-
tion. We performed a series of simulations progressively
enabling our SCE and overlap capacitance models. In
Figure 4(a), it can be seen that the intrinsic behavior
of αC, emerging when our SCE and overlap capacitance
models are disabled, is characterized by a peak in prox-
imity of VTH and is identical to the behavior in long
devices. When SCE are introduced, the peak is shifted
to lower VC (VTH roll–off) and its amplitude decreases.
Including overlap and fringing capacitances in the calcu-
lation, the curve is further flattened and shifted to lower
values of αC.
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Figure 3: TCAD (lines) and NVM-CSM (symbols)
matching of the gate coupling coefficient αC as a func-
tion of the control gate voltage VC, for different drain
biases VD and different cell dimensions: (a) L=1µm,
(b) L=0.375µm, (c) L=0.14µm.
Velocity saturation is another important phenomenon
that occurs in short devices at high VD and VC. In this
conditions, the cell is usually programmed and an ac-
curate model of the αI is required to guarantee a cor-
rect estimation of the injection current. As depicted in
Figure 4(b), we demonstrated that also this parameter
plays a major role on αC bias dependency at the sub-
micron scale. These NVM–CSM simulations on sub-
micron devices confirm that extrinsic effects dominate
over the intrinsic behavior of the cell, each playing an in-
dependent role on the coupling coefficient αC. Figure 5
shows the dependency of VF and drain current with re-
spect to the static stored FG charge. The shift of the
curves corresponds to the variation of the threshold vol-
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Figure 4: (a) Impact of extrinsic effects on the coupling
coefficient αC for different control gate voltages VC at
VD = VS = VB = 0; (b) impact of saturation velocity
on αC for different values of VD. The lines are referred
to TCAD simulations, the markers indicate NVM-CSM
results.
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Figure 5: Influence of the charge Q0 stored inside
the floating gate on the FG potential VF (top) and
on αC (bottom) for different control gate VC biases
(L=0.14µm).
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Figure 6: Variation of the stored charge Q and of the
threshold voltage VTh during programming by channel
Hot-Electron injection simulated with NVM-CSM.
tage VTH of the cell due to the presence of the stored
charge. It can be noticed that, even in absence of stored
charge, VF is negative below inversion and changes sign
at high VC.
To demonstrate the capability of NVM–CSM of simu-
lating the complete behavior of a flash cell, we extended
our research effort to transient simulations, implemen-
ting a charge injection model for programming [14] and
Fowler - Nordheim tunneling for erasure. Figure 6 shows
the dynamics of the cell during the programming phase
(VC = 9V and VD = 4V ). As electrons are injected in
the FG node, the stored charge decreases and the VTH
of the cell increases.
4 COMPACT MODEL
IMPLEMENTATION
Now comes the question of a compact implementa-
tion of our approach, suitable for SPICE simulations.
We used the latest Verilog–A release of the PSPv103
MOSFET model [15] and included an additional internal
node for FG. Iteratively solving Eq.1, we performed the
same procedure for the extraction of the coefficients and
obtained the same intrinsic behavior as in TCAD and
NVM–CSM for long devices. However, slight discrepan-
cies (more pronounced in shorter devices) are present in
proximity of the peak in αC; this could be due to the
fact that the PSP SCE model does not take into account
the charge sharing [13] in the surface potential calcula-
tion. Further work along this line should be performed
to refine the SCE compact model on the basis of TCAD,
NVM–CSM and experimental results.
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Figure 7: TCAD and NVM-PSP matching of the gate
coupling coefficient αC as a function of the control gate
voltage VC, for VD = 0V and L=1µm.
5 CONCLUSION
In this paper, we have shown the dependence of αI co-
efficients on the applied biases, implementing a semi– an-
alytical charge balance model for the study of embedded
non–volatile memory device. We validated our model us-
ing calibrated TCAD simulations, extracted the intrinsic
behavior of the coefficients and demonstrated the im-
portance of extrinsic effects (SCE, overlap capacitances,
velocity saturation) both in read and programming con-
ditions. We refined our method with the implementa-
tion of a charge sharing model for SCE analysis and
an advanced overlap model, improving the model pro-
posed by [4]. We applied our model to transient simula-
tions and demonstrated the capability of simulating the
full electrical behavior of a flash cell. Finally we imple-
mented a compact version of our semi–analytical model
using PSP and CBM. However, in CBM the model com-
putational efficiency is reduced, compromising its appli-
cation to compact modeling. In this scenario, an alter-
native technique would consist in accurately modeling
the bias–dependency of the coupling coefficients αI using
CBM. The accurate bias–dependence of the coefficients
can then be used in a CNM–based compact model, to
achieve both efficiency and accuracy, guaranteed respec-
tively by CNM and CBM.
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